
PI3033B
200DPI CIS Sensor Chip
Engineering Data Sheet

Description:

Peripheral Imaging Corporation PI3033B CIS, Contact Image Sensor, chip is a 200 dot per inch resolution, linear array image sensor chip. The sensor chip is processed with PIC's proprietary CMOS Image Sensing Technology. Designed for cascading multiple chips in a series, the image sensor chips, using chip-on-board process, are bonded end-to-end on a printed circuit board (PCB) in varying sensing array lengths. Accordingly offering image reading widths to suit document scanners found in facsimile, scanner, check reader, and office automation equipment.

Figure 1 is a block diagram of the imaging sensor chip. Each sensor chip consists of 64 detector elements, their associated multiplexing switches, buffers, and a chip selector. The detector's element-to-element spacing is approximately 125 μm . The size of each chip without scribe lines is 7950 μm by 500 μm . Each sensor chip has 8 bonding pads. Only 7 are used to make the CIS Modules. The pad symbols and functions are described in Table 1.





Figure 1. PI3033B Block Diagram

SYMBOL	FUNCTION
SP	Start Pulse: Input to start the line scan.
CP	Clock Pulse: Input to clock the Shift Register.
VDD	Positive Supply: +5 volt supply connected to substrate.
DGND	Digital Ground: Connection topside common
RSTLEV	A Bias Pad: Not used, left floating
IOUT	Signal Current Output: Output for video signal current
AGND	Analog Ground: Connection topside common
EOS	End of Scan Pulse: Output from the shift register at end of scan.

Table 1. Pad Symbols and Functions

Bonding Pad Outputs Locations and Die Dimensions

Figure 2 shows image sensors die dimension and the bonding pad locations for PI3033B Sensor Chip. The location is referenced to the lower left corner of the die. Note RSTLV, bias, pad is not used.



PAD	FUNCTION	Y	X
SP	START INPUT	27.5	858.0
CP	CLOCK INPUT	27.5	3143.0
VDD	+5 SUPPLY	27.5	3430.0
DGND	GROUND	27.5	3672.0
IOUT	VIDEO SIGNAL OUT	27.5	4852.0
AGND	ANALOG GROUND	27.5	6393.0
EOS	SCAN OUTPUT	27.5	6662.0

NOTES:

1. THE DRAWING IS NOT TO SCALE.
2. THE DIE LENGTH AND WIDTH ARE GIVEN AS SHOWN.
3. THE PAD LOCATION ARE GIVEN IN THE TABLE
4. THERE ARE TWO EXAMPLES OF THE X AND Y LOCATIONS SHOWN ON THE FIRST TWO PADS. THEY ARE MEASURED TO THE LEFT BOTTOM CORNER OF THE PAD OPENNING
5. ALL DIMENSIONS ARE IN μm .
6. SENSOR LINE IS INDICATED BY THE DOTTED LINE.

Figure 2. Bonding Pad and Chip Layout:

Preliminary PI3033B datasheet
Wafer Scribe Lines Bordering The Die

Figure 3 shows the wafer scribe lines bordering the PI3033B Sensor Chip. The wafer thickness is 350μm.




Figure 3. Wafer Scribe Lines

Electro-Optical Characteristics (25° C)

The electro-optical characteristics of PI3033B imaging sensor chip are listed in Table 2. These values are measured at 25° C.

Parameters	Symbols	Typical	Units	Notes
Number of Photo-elements		64	elements	
Pixel-to-pixel spacing		125	μm	
Line scanning rate	Tint ⁽¹⁾	864	μs/line	
Clock frequency	Fclk ⁽²⁾	2.0	MHz	See note 2 for higher clock speed. (maximum 5 MHz)
Output voltage	Vpavg ⁽³⁾	1.0	V	Exp = 1.8 X 10 ⁻² μJ/cm ²
Output voltage non-uniformity	Up ⁽⁴⁾	± 7.5	%	
Dark output voltage	Vd ⁽⁵⁾	<20	mV	Note 5 & 3
Dark output non-uniformity	Ud ⁽⁶⁾	<10	mV	Note 6 & 3
Adjacent Pixel non-uniformity	Upadj ⁽⁷⁾	<7.5	%	
Chip-to-chip non-uniformity	Ucc ⁽⁸⁾	± 7.5	%	

Table 2. Electro-Optical Characteristic

- Notes: (1) Tint stands for the line scanning rate or the integration time. It is determined by the time interval between two start pulses.
- (2) Fclk stands for the input clock frequency. For Fclk > 2.0 MHz see note 3 and the section Video Output Response Under Exposure.
- (3) $V_{pavg} = \sum V_p(n) / N_{pixels}$ (average level in one line scan).
Where $V_p(n)$ is the amplitude of nth pixel in the sensor chip and N_{pixels} is the total number of pixels in sensor chip. V_{pavg} is converted from impulse current video pixel into a voltage output. See Figure 4, Video Pixel Output in section Output Circuit Of The Image Sensor and Figure 5, Video Output Test and Application Circuit in section Signal Conversion Circuit on page 6 and 7.
Exp = LP x Tint, where LP is light power (Yellow-Green) and Tint is as defined above. See Figure 6, Vpavg Output versus Light Exposure in section Video Output Response Under Exposure, on page 8.
- (4) Up is the uniformity specification, measured under a uniform exposing light exposure. $Up = [V_p(max) - V_{pavg}] / V_{pavg} \times 100\%$ or $[V_{pavg} - V_p(min)] / V_{pavg} \times 100\%$, whichever is greater.
Where $V_p(max)$ is the maximum pixel output voltage in the light.
 $V_p(min)$ is the minimum pixel output voltage in the light.
- (5) $V_d = \sum V_p(n) / N_{pixels}$. Where $V_p(n)$ is the pixels signal amplitude of the nth pixel of the sensor. Dark is where the sensor is placed in the dark environment.
- (6) $U_d = V_{dmax} - V_{dmin}$. Dark is same definition as above.
- (7) $U_{p adj} = \text{MAX}[|V_p(n) - V_p(n+1)| / V_p(n)] \times 100\%$. $U_{p adj}$ is the nonuniformity in percentage. It is the amplitude difference between two neighboring pixels.
- (8) U_{cc} is the uniformity specifications, measured among the good die on the wafer. Under uniform light exposure the sensors are measured and calculated with following algorithm: V_{pavg} of all the good dies on the wafer are averaged and assigned V_{Gpavg} . Then the die with maximum V_{pavg} is assigned $V_{pavg}(max)$,

and the one with minimum V_{pavg} is assigned $V_{pavg}(min)$. Then $UCC = \{[V_{pavg}(max)-V_{pavg}(min)]/V_{Gpavg}\} \times 100$.

Output Circuit Of The Image Sensor

The video signal from each photo-site is connected to a common video line on the sensor. Each photo-site is composed of a phototransistor with a series MOS switch connecting its emitter to a common video line. The video line is connected to the pad labeled IOUT. The photo-sensing element is the base of the phototransistor where it detects and converts the light energy to proportional charges and stores them in its base capacitance. When the MOS switch is activated, the emitter is connected to the video line and acts as source follower, producing an impulse current proportional to the stored charges in the base. This current is a discrete-time analog signal output called the video pixel. Accordingly the video pixel is proportional to the light energy impinging in the neighborhood of its photo-sites. Figure 4, Video Pixel Output Structures, show the output structure of four photo-sites out of 64. The multiplexing MOS switch in each photo-site terminates into the output pad, IOUT, through a common video line. The shift register sequentially accesses each photo-site by activating the MOS switch. As they are accessed, a sequence of video pixels is sent to the IOUT where they are processed with an external signal conversion circuit.




Figure 4. Video Pixel Output Structures

Signal Conversion Circuit




Figure 5. Video Output Test and Application Circuit

Figure 5, Video Output Test and Application Circuit shows a simple circuit that provides the cleanest technique in processing the video output. It integrates all the currents from each pixel element onto a capacitor, CAP. Then the CAP is reset to zero volts by activating the shunt switch, SW, and connecting the video line to ground prior to accessing the following pixel element. Simultaneous to SW activation, the pixel element storage is, also, reset to the dark level, hence initialized for the new pixel integration process. Since this process sums the switch edges and signal current pulses onto the CAP, it minimizes the switching patterns on the video pixels. The summed charges stored in the CAP, produces a pixel voltage with amplitude proportional to the charge from the current pulse. Since switching energies are high frequencies components, they tend to integrate to a 0 value and the remainder adds a constant value to the dark level. The signal pixels $V_p(n)$ is referenced to the Dark Level as it is seen in Figure 6, Single Pixel Output Voltage that depicts the typical pixel waveform.




Figure 6. Single Pixel Video Output

To measure these device's parameters the value of the CAP is set to 100pf. This value includes the stray capacitance of the video line. The value of RIN in the amplifier circuit is set to infinity, it is removed, accordingly, the amplifier gain is one, hence serving as buffer amplifier, EL2044, AD8051 or equivalent, to isolate the video line.

Since the output is specified with a light exposure, the video output is specified with a fixed exposure. However, exposure is a function of power and time, $Exp = \text{Light power} \times \text{the Tint}$, as well as its color. Accordingly the PI3033B is measured with a Yellow-Green LED light source. See Figure 7. Vpavg As Function Of Exposure.

Note: The value of 100pf is selected because the typical PCB layout of an A6 length module has a video line capacitance, including the stray, in the order of 100pf. The A6 length CIS module uses 13 sensor chips. See Figure 9. Typical A6 CIS Module Circuit using the PI3033B sensors.

Video Output Response Under Exposure




Figure 7. Vpavg As A Function Of Exposure

Absolute Maximum Ratings:

Parameters	Symbol	Maximum Rating	Units
Power Supply Voltage	VDD	10	Volts
Power Supply Current	IDD	<2.0	mA
Input clock pulse (high level)	Vih	Vdd + 0.5	Volts
Input clock pulse (low level)	Vil	-0.25	Volts
Operating Temperature	Top	0 to 50	°C

Operating Humidity	Hop	10 to 85	RH %
Storage Temperature	Tstg	-25 to 75	°C
Storage Humidity	Hstg	10 to 90	RH %

Table 3. Absolute Maximum Ratings

Recommended Operating Conditions at Room Temperature

Parameters	Symbol	Min.	Typical	Max.	Units
Power Supply	VDD	4.5	5.0	5.5	Volts
Input clock pulses high level	Vih ⁽¹⁾	3.0	5.0	VDD	Volts
Input clock pulse low level	Vil ⁽¹⁾	0	0	0.8	Volts
Operating high level exposed output	IOUT ⁽²⁾		See note.		
Clock Frequency	Fclk ⁽³⁾	0.1	2.0	5.0	MHz
Clock pulse duty cycle	Duty ⁽⁴⁾		25		%
Clock pulse high durations	tw		0.125		µsec
Integration time	Tint		0.864	10	ms
Operating Temperature	Top		25	50	°C

Table 4. Recommended Operating Condition at Room Temperature

- Note
- (1) Applies to both CP and SP.
 - (2) The output is a current that is proportional to the charges, which are integrated on the phototransistor's base via photon-to-electron conversion. For its conversion to voltage pixels see Figure 4, Video Pixel Output in section Output Circuit Of The Image Sensor.
 - (3) Although the clock frequency, Fclk, will operate the device at less than 100KHz, it is recommended that the device be operated above 500KHz to avoid complication of leakage current build-up. In applications using long CIS module length, such as an array of image sensor > 27, increases the readout time, i.e., increases Tint, hence, leakage current build-up occurs.
 - (4) The clock duty cycle typically is normally set to 25 %. However, it can operate with duty cycle as large as 50 %, which will allow more reset time at the expense of video pixel readout time.

Switching Characteristics @ 25° C.

The timing relationships of the video output voltage and its two input clocks the start pulse, SP, and the shift register clock, CP, along with the shift register EOS output clock are shown in Figure 8, Timing Diagram Of The PI3033B Sensor. The switch timing specification for the symbols on the timing diagram is given in Table 5, Timing Symbol's Definition below the timing diagram. The digital clocks' levels are +5 Volts CMOS compatible. The video, IOOUT, is specified in Figure 4, Video Pixel Output in section Output Circuit Of The Image Sensor.




Figure 8. Timing Diagram Of The PI3033B Sensor

Item	Symbol	Minimum	Mean	Maximum	Units
Clock cycle time	t_o	200		10000	ns
Clock pulse width ⁽¹⁾	t_w	50			ns
Clock duty cycle		25	50	75	%
Data setup time	t_{ds}	20			ns
Data hold time	t_{dh}	20			ns
Prohibit crossing time ⁽²⁾	t_{prh}		20		ns
EOS rise delay	t_{erdl}		60		ns
EOS fall delay	t_{efdl}		70		ns
Signal delay time ⁽³⁾	t_{dl}		20		ns
Signal settling time ⁽³⁾	$t_{s/h}$		120		ns

Table 5. Timing Symbol's Definition

Notes (1) Since, the clock pulse width varies with frequency, t_w will vary according to duty cycle.

Preliminary PI3033B datasheet

- (2) Prohibit crossing time is to insure that no two start pulses are locked into the shift register for any single scan time. Since the start pulse is entered into the shift register during its active high level when the CP clock edges falls, the active high of the start pulse is permitted only during one falling, CP, clock edges for any given scan. Otherwise, multiple start pulses will load into the shift register.
- (3) Pixel delay times and settling time depend on the output amplifier, which is employed. These values, t_{dl} and $t_{s/h}$, are measured with the amplifier see in Figure 9. Typical A6 CIS Module Circuit using the PI3033B sensors. Note, the impulse signal current out of the device has pulse width ~ 30 ns. Hence, the faster the amplifier with a faster settling time will yield a signal video pulse with faster rise and settle times.

Typical A6 CIS Module Circuit

See Figure 9. Typical A6 CIS Module Circuit using the PI3033B sensors. The circuit is provided as reference to illustrate the interconnection of the PI3033B for a serially cascaded line of image sensors. It is a typical A6 size CIS module produced by PIC. It provides the first time user with additional insight for designing a CIS module and supplements the circuit descriptions given in the section, Signal Output Conversion, page 5.

The difference is in the arrangement of the two shunt switches, U2D, and U2A. U2D is a counterpart to SW in Figure 5. Video Output Test and Application Circuit. A DC restoration capacitor, C20, with value of 100pf added between the shunts switch. The first, U2D, clamps the video line to ground to reset the image sensors. Simultaneously the second, U2A, clamps the node between C20 and amplifier input to a output reference bias voltage that is on the node between R4 and R9. These resistors are voltage divider that sets the DC operating level of the amplifier's output by applying same bias voltage to both inputs of the amplifier

(See next page for the Typical A6 CIS Module Circuit.)

© 2005 **Peripheral Imaging Corporation**. Printed in USA. All rights reserved. Specifications are subject to change without notice. Contents may not be reproduced in whole or in part without the express prior written permission of Peripheral Imaging Corporation. Information furnished herein is believed to be accurate and reliable. However, no responsibility is assumed by Peripheral Imaging Corporation for its use nor for any infringement of patents or other rights granted by implication or otherwise under any patent or patent rights of Peripheral Imaging Corporation.